

Indian Institute of Technology Bhubaneswar Class Time Table, School of Electrical Sciences, Autumn-2020-21

BTech in Computer Science & Engineering (CSE), M.Tech. in Computer Science & Engineering (CSE)

$ \begin{array}{ $	BTech in Computer Science & Engineering (Seventt Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Elective-2: Advanced Digital System Design (ADSD) Srinivas Boppu (SB)/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)] Elective-3: Advanced Algorithms (AA) [Manoranjar Satpathy (MS)]/Image and Video Processing (IVP)] B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLSI Circuits and Systems (EVLS) [Nijwm Wary (NW)]/MLDA-1 [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) Srinivas Dy (SB)/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1 Leticue of the Design (SP)/MLDA-1
$ \begin{array}{ $	(SP) Elective-2: Advanced Digital System Design (ADSD) Elective-2: Advanced Digital System Design (ADSD) (Srinivas Boppu (SB))/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)] Elective-3: Advanced Algorithms (AA) [Manoranjar Satpathy (MS)]/Image and Video Processing (IVP) B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLS1 Circuits and Systems (PULS)] (Njum Wary (NW)]/MLDA-1 [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty R]/
	Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)] Elective-3: Advanced Algorithms (AA) [Manoranjar Satpathy (MS)]/Image and Video Processing (IVP) B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLSI Circuits and Systems (LPVLSI) [Nijwm Wary (NW)]/MLDA-I [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001, Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
Normal	[Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)] Elective-3: Advanced Algorithms (AA] [Manoranjar Satpathy (MS)]/Image and Video Processing (IVP) B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLS1 Circuits and Systems (PVLS)] [Nijwm Wary (NW)]/MLDA-1 [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty [SV]/MLDA-1
$ \begin{array}{ c $	Elective-3: Advanced Algorithms (AA) [Manoranjan Satpathy (MS)]/Image and Video Processing (IVP)] B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLSI Circuits and Systems (LPVLSI) [Nijwm Wary (NW)]/MLDA-I [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTEch in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
Physic Seventh CO(SP) NNS (PA) STV (SP) STV (SP) ADSD (SB) Math Math MathAdd	Satpathy (MS)]/Image and Video Processing (IVP) B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (PLB)]/Low Power VLS1 Circuits and Systems (PVLS) [Nijwm Wary (NW)]/MLDA-1 [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)//MLDA-1
Physical space Second Scipp Scripp Stripp Scripp AbSD (SB) Math-line Math-line Multicity MUXASS Lund Second CD(SP) MSS (PB) Stripp Stripp AbSD (SB) Math-line	B Puhan] Elective-4: Network and Systems Security (NSS) [P Bera (ELB)]/Low Power VLSI Circuits and Systems (LPVLSI) [Nijwm Wary (NW)]/MLDA-I [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001, Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
$ \begin{array}{ c c c c c c c } \hline c c c c c c c c c c c c c c c c c c $	Bera (PLB)/Low Power VLSI Circuits and Systems (LPVLSI) [Nijwm Wary (NWJ)/MLDA-I [Adjunct Faculity/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB1)/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)/MLDA-I
$ \begin{array}{ c c c c c c c } \hline c c c c c c c c c c c c c c c c c c $	(LPVLSI) [Ñijwm Wary (NW)]/MLDA-I [Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTEch in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
Image: birth in the second of the	Compiler Design Laboratory (CD Lab) [CS4P001] Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Pinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTech in Computer Science & Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
$ \begin{array}{ $	Srinivas Pinisetty (SP) Industrial Training Defense [CS4T001] Srinivas Prinisetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
M Tech First M Tech First M Tech SFU (SP) STV (SP) STV (SP) A ADSD (SB) Math-l Math-l M Math-l <td>Pinitetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1</td>	Pinitetty (SP) Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
Image: second	Project-Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS]) Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB1)/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)/MLDA-1
$ \begin{array}{ $	Dual Degree: BTech in Computer Science & Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Engineering + MTech in Computer Science & Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
$ \begin{array}{ c $	Engineering (Seventh Semester) Compiler Design (CD) (CS4L001), Srinivas Pinisetty (SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	(SP) Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
$ \begin{array}{ c $	Advanced Algorithms (AA) [Manoranjan Satpathy (MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
Pres Seventh ADSD (SB) VP (NBP) V/V (NBP) AA (MS) AA (MS) Lunch NSS(PLB) CD (SP) CD (SP) Initial practice and state	(MS)] Network and Systems Security (NSS) [P L Bera (PLB Elective-2: Advanced Digital System Design (ADSD) Sirnivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-1
Image: second	Elective-2: Advanced Digital System Design (ADSD) [Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
Image: book book book book book book book boo	[Srinivas Boppu (SB)]/Software Testing and Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
Image: bit	Verification (STV) [Srinivas Pinisetty (SP)]/MLDA-I
M Tech First ADSD (SB) IVP (NBP) IVP (NBP) AA (MS) AA (MS) Lunch NSS(PLB) Computer Organization and Architecture Laboratory (CS3P001), D P Dogra (DPD) Operating System (OS) (CS3L002), Subjects and (SS Operating System (OS) (CS3L002), D P Dogra (DPD) M Tech First IE (VSRP) IE (VSRP) IBS (L) 203, IBC IBS (L) 203, IBC Lunch NSS(PLB) Computer Organization and Architecture Laboratory (CS3P002), D P Dogra (DPD) Operating System (OS) Laboratory (CS3P002), D P Dogra (DPD) M Tech First IE (VSRP) IE (VSRP) IBS (L) 203, IBC Isoch Lunch Lateral-2 Lateral-2 Breadth-3 Breadth-3 AOP: Applied Organizational Psychology (HS3L003) [Adjunct Faculty] M Tech First COL Lab (SP) ADSD (SB) ADSD (SB) Lunch Lateral-2 Breadth-3 Breadth-3 AOP: Applied Organizational Psychology (HS3L003) [Adjunct Faculty] DO: Immissions of Crastivity: Indiant MIDA-1 (Adjunct/MS) MIDA-1 (Adjun	
M Tech First ADSD (SB) IVP (NBP) IVP (NBP) AA (MS) Lunch NSS(PLB) Addep (Comparing System (OS) (CS3L003), Sudipta Saha (SS) (Computer Organization and Architecture Laboratory (CS3P002), D P Dagati (OPD) Image: Principal princi principal principal principal princi principal principal princip	[Adjunct Faculty/MS] Compiler Design Laboratory (CD Lab) [CS4P001]
Image: second	Srinivas Pinisetty (SP)
Image: state	Industrial Training Defense [CS4T001] Srinivas
Verticity Third IE (VSRP) IE (VSRP) IBS (L) 203, IBC IUnch DS Lab (ICM) Image: Constraint of the constra	Pinisetty (SP) Security & Forensics Lab-I (SF Lab) [Manoranjan
New problem Initial	Satpathy (MS)]
BTech Fifth COA(DP) Lunch Lateral-2 Breadth-3 Breadth-3 Breadth-3 ADP: Applied Organizational Psychology (HS3L003) [Adjunct FacUt] Very Park Seventh CD Lab (SP) ADSD (SB) ADSD (SB) Lunch ADS Math-1 Math-1 MLDA-1 (Adjunct/MS) ADC: Dimensions of Creativity: Indian Writings in English (HS3L003) [Dr. Marinis (HS3L003) [Dr. Marinis (HS3L03) [Dr. Mari	Project- Part 1 [CS4D001] P L Bera (PLB) Dual Degree: BTech in Computer Science &
Nome	Engineering + MTech in Computer Science &
Seventh CD Lab (SP) ADSD (SB) ADSD (SB) Lunch Math-I Math-I (Adjunct/MS) (H51:06) [Dr. Amrita 53apathy] Dual Degree Seventh Imith CS Lab (JCM) ADSD (SB) ADSD (SB) Lunch Imith Math-I Math-I Math-I Math-I MLDA-I (Adjunct/MS) (H51:06) [Dr. Amrita 53apathy] Math-I Imith CS Lab (JCM) ADSD (SB) ADSD (SB) Lunch Math-I	Engineering Nineth Semester)
Image: constraint of the state of the st	Elective-4: Image and Video Processing (IVP) [N B Puhan]/Cryptography(CRGY) [NPTEL (PLB)]/Math-I
Image: constraint of the state of the st	[Dr. Bankim C. Mandal + Dr. Abhijit
Image: Normal and Section 2.1.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2	Computer Systems Lab Joy Chandra Mukherjee(JCI MTech in Computer Science & Engineering (First
Image: Constraint of the imag	Semester)
M Tech First CS Lab (JCM) ADSD (SB) Lunch Math-l Ma	Networks and Systems Security (NSS) [P L Bera (PL
First First Lunch Breadth-1 Br	Advanced Algorithms (AA) [Manoranjan Satpathy (MS)]
Image: Control System Field State Image: Control System Field State CST: Control System Field State CST: Control System Field State Image: Control System Field State Image: Control System Field State Image: Control System Field State CST: Control System Field State Image: Control System Field State Image: Control System Field State Image: Control System Field State CST: Control System Field State Image: Control System Field State Image: Control System Field State Image: Control System Field State CST: Control System Field State	Elective-I: Image and Video Processing (IVP) [N B
Third Third Lunch Breadth-1 Breadth-1 Breadth-1 Breadth-1 Breadth-1 Breadth-1 Mohapatroj, 218, SES TEM: Traffic Engineering and Management (CE3L031) [Dr.	Puhan]/MLDA-I [Adjunct Faculty/MS] Elective-II: Advanced Digital System Design (ADSD)
IEM: Iraffic Engineering and Management (CE3L031) [Dr.	[Srinivas Boppu (SB)]/Software Testing and
Partha Pratim Devi. 203. SI-	Verification (STV) [Srinivas Pinisetty (SP)]
BTech Fifth FLAT (JCM) OS (SS) Lunch IOD: Introduction to Ocean Dynamics (CL3L001) [Dr. Sourav	Elective-III: Cryptography(CRGY) [NPTEL (PLB)]/Ma I [Dr. Bankim C. Mandal + Dr. Abhijit Duttabanik]
Sill, 211, SES	/Low Power VLSI Circuits and Systems (LPVLSI)
Begin Seventh Cryptography (NPTEL/PLB) STV (SP) CD(SP) AA (MS) Lunch IVP (NBP) IVP (NBP) MLDA-I (Adjunct/MS) IMLE: Introduction to Machine Learning for Engineers	[Nijwm Wary (NW)] Computer Systems Lab Joy Chandra Mukherjee(JCl
Z Dual Degree Seventh STV (SP) CD(SP) AA (MS) Lunch MLDA-1 Dr. Kisor Kumar Sahu+ Dr. Kodanda Ram Mangipudi+ Visting	Security & Forensics Lab-I (SF Lab) [Manoranjan
Ninth Cryptography Lunch IV/D (NPD) PdCull(y), 513, 516	Satpathy (MS)]
Ninth Criptographing (NPTEL/PLB) Lunch IVP (NBP)	Seminar-I: D P Dogra (DPD)
M Tech First Cryptography STV (SP) AA (MS) Lunch IVP (NBP) IVP (NBP) Seminar-I (Adjunct/Add)	
in fecti rist (NPTEL/PLB) STV (SP) AA (WS) Luicit IVP (VOP) VP (VOP) Settinial-1 (Adjunct/MS)	
First	
Third IE (VSRP) IE (VSRP) SS Lab (AT) Lunch DSS(PLB) Fifth COA (DPD) Lunch COA Lab (DPD) Lunch COA Lab (DPD)	
Blech Crustegraphy Crustegraphy	
Sevenin (NIDTEL (NID) (NIDTEL (NID)	
Dual Degree Seventh SF Lab-1 (MS) Lunch AA (MS)	
nintn (NPTEL/PLB) (NPTEL/PLB)	
M Tech First Cryptography Cryptography SF Lab-1 (MS) Lunch AA (MS)	
Image: Sign of Sign	
NATE.	